VLSI Floorplanning / Iterative Improvement

This applet illustrates the application of Iterative Improvement to VLSI Floorplanning. Iterative Improvement is a general approach to optimization in which small transformations called moves are randomly applied to a configuration (in our case, floorplanning). Moves that decrease the cost of the configuration are always accepted, while moves that increase the cost are always rejected.

The applet displays two panels. On the left, it displays a diagram of a floorplan and its estimated c ost. On the right, it displays the history of each move attempt as a bar graph. Bars representing accepted moves are shaded green. Bars representing rejected moves are shaded in white. The cost of the move it were accepted is displayed as small red bar above the bar graph up to the maximum cost scale currently being displayed.
Screenshot - Click to Load Applet
Screenshot - Click to Load Applet

Load the Applet under Apple OS X

If you're interested, here is the source code

For more information about Placement, see a VLSI CAD textbook such as M. Sarrafzadeh and C. K. Wong, An Introduction to VLSI Physical Design, McGraw-Hill, 1996.

| CadApplets Home | Channel Router Applet | Maze Router Applet | Multilayer Maze Routing | Floorplanning | Annealing |